Semiengineering is seeking a Principal Verification Engineer to lead the development of advanced test benches for next-generation interconnect IP architectures and to enable verification of configurable chiplet designs.
You will be part of the Advanced Engineering team and help shape the future of System-on-Chip design.
This role focuses on coordinating activities, defining RTL verification tests, and achieving robust coverage at the system level.
#J-18808-Ljbffr