As a Principal Verification Engineer, you will play a leading role in developing the next generation of Arteris IP solutions, enabling verification of highly configurable chiplet interconnect architectures.
You will be part of the Advanced Engineering team and help shape the future of System-on-Chip design.